Topic: verilog chip design